A High Performance GPS/GLONASS Receiver Implemented as a Chip-on-Board Module Using a Single Chip Receiver ASIC

Michael McCullagh, David Szwec, John Lachapelle

Abstract:	A high] y integrated, “antenna to digitiser” RF/IF ASIC has been designed by Navstar (ROCIII). As well as including a GPS receive strip, the ROCIII provides two separate outputs for driving a separate GLONASS synthesiser and IF downconverter. The frequency plan captured in the ROCIH silicon allows for elegant and low cost GLONASS channel tuning. This ASIC is the core component of two MCMS or chip-on-board (COB) modules. Each module integrates the ROCIII with the necessary filtering and control loops to provide a complete, high performance and rugged receiver solution. The modules are surface mountable using standard high volume production techniques onto a motherboard that provides the DSP ASIC, memory ICS and extra processor if required.
Published in:	Proceedings of the 11th International Technical Meeting of the Satellite Division of The Institute of Navigation (ION GPS 1998) September 15 - 18, 1998 Nashville, TN
Pages:	293 - 298
Cite this article:	McCullagh, Michael, Szwec, David, Lachapelle, John, "A High Performance GPS/GLONASS Receiver Implemented as a Chip-on-Board Module Using a Single Chip Receiver ASIC," Proceedings of the 11th International Technical Meeting of the Satellite Division of The Institute of Navigation (ION GPS 1998), Nashville, TN, September 1998, pp. 293-298.
Full Paper:	ION Members/Non-Members: 1 Download Credit Sign In