Phase-Accumulator Based Multi-Channel High-Precision Digital PWM Architecture

Hermann Meuth, Ireneusz Janiszewski, Kai Schade

Abstract:	A novel fully digital accumulator based pulse-width modulation (PWM) architecture operates in frequency domain, permitting to autonomously control frequency and phase parameters independently without the need for additional processor intelligence, e.g. in real-time time-critical applications. The fully digital design is available in text-based hardware design language (HDL), offering flexibility in technology implementation. High-precision sample implementations include 0.35µm CMOS ASIC, CPLD, and FPGA. For clock rates in excess of 100 MHz, pulse step widths of 10 ns and a digital settability of sub-Hertz and fractions of degrees in frequency and phase resolution are realistic. The architecture allows for cascading an in principle unlimited number of synchronous channels rigid in frequency and phase, subject only to available chip or logic resources. Finally, implemented as ASIC, highest clock rates are conceivable either by quartz, or by an on-chip ring oscillator, with the PWM carrier tuned digitally to an external (lower frequency) reference.
Published in:	Proceedings of the 37th Annual Precise Time and Time Interval Systems and Applications Meeting August 29 - 31, 2005 Vancouver, Canada
Pages:	646 - 651
Cite this article:	Meuth, Hermann, Janiszewski, Ireneusz, Schade, Kai, "Phase-Accumulator Based Multi-Channel High-Precision Digital PWM Architecture," Proceedings of the 37th Annual Precise Time and Time Interval Systems and Applications Meeting, Vancouver, Canada, August 2005, pp. 646-651.
Full Paper:	ION Members/Non-Members: 1 Download Credit Sign In