Abstract: | Clock synchronization is a service widely used in distributed networks to coordinate data acquisition and actions. As the requirement to achieve tighter synchronization accuracy arose, protocols like the Precision Time Protocol introduced hardware time stamping, shifting the point where the time stamp is drawn from the application layer towards the physical layer. However, the spread of the synchronization service between hard- and software increased the complexity of the system and still could not solve the issue with asymmetric transmission delays. In contrast to existing synchronization systems, this paper proposes a layer 1 clock synchronization system based on hierarchical clock distribution via Ethernet and an IEEE 1588-like clock synchronization protocol operating on a separate data channel orthogonal to the Ethernet’s Multilevel Transmission encoding-3 (MLT-3). All clock synchronization- related tasks will be performed by an ASIC attached in parallel to the standard Ethernet PHY. As the ASIC captures the analog data from the line, it is able not only to create nanosecond-accurate time stamps, but also to perform true one-way delay measurements, which are a prerequisite to remove inevitable asymmetry of Ethernet cables. This innovative approach enables one to build lightweight nodes while still achieving unmatched synchronization accuracy. |
Published in: |
Proceedings of the 42nd Annual Precise Time and Time Interval Systems and Applications Meeting November 15 - 18, 2010 Hyatt Regency Reston Town Center Reston, Virginia |
Pages: | 77 - 88 |
Cite this article: | Exel, Reinhard, Gaderer, Georg, Kerö, Nikolaus, "Physical Layer Ethernet Clock Synchronization," Proceedings of the 42nd Annual Precise Time and Time Interval Systems and Applications Meeting, Reston, Virginia, November 2010, pp. 77-88. |
Full Paper: |
ION Members/Non-Members: 1 Download Credit
Sign In |